134

Amendments to the Claims

Please cancel claims 6, 34 and 43. Please amend Claims 1-5, 7-29, 32, 36-37, 39 and 41. Please add new Claims 44-45. The Claim Listing below will replace all prior versions of the claims in the application:

Claim Listing

1. (Currently Amended) An apparatus for processing data A pipeline processor comprising:

a plurality of individual processing elements arranged in a serial array wherein a

first processing element precedes a second processing element which precedes an nth

processing element, each processing element having a forward processing path and a

reverse processing path; and,

a clock distribution circuit in electrical communication with each processing element of the plurality of individual processing elements in the serial array such that, in use, a clock signal propagated along the clock distribution circuit arrives at each processing element delayed relative to the clock signal arriving at a preceding processing element;

wherein a time equal to an exact number of clock cycles, k, where k is greater than zero, from when the data is clocked into a processing element to when the data is clocked in by a subsequent processing element is insufficient for providing accurate output data from the processing element but wherein the same time with the additional delay is sufficient and wherein new data to be processed is clocked in by the same processing element after the exact number of clock cycles, k. data processed by a processing element in the forward processing path being gated into an adjacent processing element by the delayed clock signal received by the adjacent processing element.

2. (Currently Amended) The apparatus according to pipeline processor of claim 1, wherein the serial array having a first path in a first direction and a second path in a second other direction, the second path at each stage having reverse processing path in each processing

39 K.

<u>element has a process time shorter than the process time of the first forward processing</u> path at each stage.

- 3. (Currently Amended) The <u>pipeline processor of apparatus according to claim 2</u> wherein the clock signal is distributed independently to each processing element.
- 4. (Currently Amended) The <u>pipeline processor of apparatus according to claim 3</u> wherein the delay between any two adjacent processing elements is approximately a same delay.
- 5. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 4 wherein the direction of propagation of the clock signal is switchable.
- 6. Canceled.
- 7. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 2 wherein the clock signal is gated from a preceding processing element to a next processing element.
- 8. (Currently Amended) The <u>pipeline processor of apparatus according to claim 7</u> wherein the direction of propagation of the clock signal is switchable.
- 9. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 2 wherein at least a processing element of the serial array is time-synchronized to an external circuit.
- 10. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 9 wherein the external circuit includes a memory buffer.

09 B.

- 11. (Currently Amended) The <u>pipeline processor of apparatus according to claim 10</u> wherein the external circuit includes an input/output port for receiving data from an external data source and for providing said data to the memory buffer.
- 12. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 11 wherein the serial array comprises:
 - a first pipeline array having a first predetermined number of processing elements, n; and,
 - a second different pipeline array having a second predetermined number of processing elements, m.
- 13. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 12 wherein at least a processing element of the first pipeline array is in electrical communication with the memory buffer via a hardware connection, the at least a processing element of the first pipeline array being time-synchronized to the memory buffer for retrieving data therefrom.
- 14. (Currently Amended) The <u>pipeline processor of apparatus according to claim 13</u> wherein the at least a processing element of the first pipeline array is a first processing element of the first pipeline array.
- 15. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 13 wherein the nth element of the first pipeline array and the mth element of the second pipeline array are in electrical communication via a hardware connection, such that data having been provided to the first processing element of the first pipeline array and propagated to the nth processing element thereof is further propagated to the mth processing element of the second pipeline array for additional processing therein.
- 16. (Currently Amended) The <u>pipeline processor of apparatus according to claim 15</u> wherein the first predetermined number of processing elements, n, and the second predetermined

100 80

number of processing elements, m are a same predetermined number of processing elements and wherein, in use, the delay to the nth element and to the mth element is approximately equal such that a tail-to-head data transfer between the nth element of the first pipeline array and the mth element of the second pipeline array is substantially time-synchronized.

- 17. (Currently Amended) The <u>pipeline processor of apparatus according to claim 13</u> wherein at least a processing element of the second pipeline array is in electrical communication with the memory buffer via a second hardware connection, the at least a processing element of the second pipeline array being time-synchronized to the memory buffer for retrieving data therefrom.
- 18. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 17 wherein the at least a processing element of the second pipeline array is a first processing element of the second pipeline array.
- 19. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 17 wherein the nth element of the first pipeline array and the mth element of the second pipeline array are in electrical communication via a hardware connection, such that data having been provided to the first processing element of the first pipeline array and propagated to the nth processing element thereof is further propagated to the mth processing element of the second pipeline array for additional processing therein.
- 20. (Currently Amended) The <u>pipeline processor of apparatus according to claim 17</u> comprising a third pipeline array having a third predetermined number of processing elements, q.
- 21. (Currently Amended) The <u>pipeline processor of apparatus according to claim 20</u> wherein at least a processing element of the third pipeline array is in electrical communication with the memory buffer via a third hardware connection, the at least a processing element

ij₽,

of the second pipeline array being time-synchronized to the memory buffer for retrieving data therefrom.

- 22. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 21 wherein the at least a processing element of the third pipeline array is a first processing element of the third pipeline array.
- 23. (Currently Amended) The <u>pipeline processor of apparatus according to claim 21</u> wherein the nth element of the first pipeline array and the mth element of the second pipeline array are in electrical communication via a first hardware connection, and the first element of the second pipeline array and the first element of the third array are in electrical communication via a second hardware connection, such that that a tail-to-head data transfer between the nth element of the first pipeline array and the mth element of the second pipeline array is substantially time-synchronized and such that a head-to-tail data transfer between the first element of the second pipeline array and the first element of the third pipeline array is substantially time-synchronized.
- 24. (Currently Amended) The <u>pipeline processor of apparatus according to claim 12</u> comprising a third pipeline array having a third predetermined number of processing elements, q.
- 25. (Currently Amended) The <u>pipeline processor of apparatus according to</u> claim 24 wherein the nth element of the first pipeline array and mth element of the second pipeline array are in electrical communication via a first hardware connection, and the first element of the second pipeline array and the first element of the third array are in electrical communication via a second hardware connection.
- 26. (Currently Amended) A switchable processing element for use in a pipeline processor comprising:

Gura

a first port for receiving a first clock signal, the first clock signal being propagated in a forward direction in the pipeline processor;

a second port for receiving a second other clock signal, the second other clock signal propagated in a reverse processing path in the pipeline processor;

a switch operable between two modes for selecting one of the first clock signal and the second other clock signal; and

wherein the selected one of the first clock signal and the second other clock signal is provided to the processing element.

- 27. (Currently Amended) A method for processing data comprising the steps of:
 - (a) providing a pipeline processor including a plurality of individual processing elements arranged in a serial array such that a first processing element precedes a second processing element which precedes a nth processing element, each processing element having a forward processing path and a reverse processing path.
 - (b) providing a clock signal to each processing element of the plurality of individual processing elements in the serial array such that the clock signal arrives at each individual processing element beyond the first processing element delayed relative to the clock signal arriving at a preceding processing element;
 - (c) providing data to the first processing element for processing therein; and,
 - (d) propagating the data to at least a next processing element for additional processing therein,

wherein the clock signal provided to an element in the plurality of individual processing elements is delayed relative to the clock signal provided to another element of the plurality of individual processing elements by a substantial amount relative to the clock period.

28. (Currently Amended) A The method according to claim 27 wherein a time equal to an exact number of clock cycles, n, where n>0 from when the data is provided to the first processing element to when the data is propagated to the at least a next processing element is insufficient for providing accurate output data from the first processing

() 先35

8.50

element but wherein the same time with the additional delay is sufficient and wherein new data to be processed is provided to the first processing element after the exact number of clock cycles, n data processed by a processing element in the forward processing path being gated into an adjacent processing element by the delayed clock signal received by the adjacent processing element at least a clock cycle after data is gated into the processing element.

- 29. (Currently Amended) The method according to claim 27 wherein the at least a next processing element propagates data in the reverse a second other processing direction path away from the first processing element for additional processing therein.
- 30. (Original) The method according to claim 29 wherein the step of providing data comprises the steps of:

synchronizing the first processing element to an external circuit, the external circuit for receiving the data for processing by the first processing element from an external source; and,

reading the data for processing by the first processing element from the external circuit.

- 31. (Original) The method according to claim 30 wherein the external circuit is a memory buffer for receiving the data for processing by the first processing element.
- 32. (Currently Amended) The method according to claim 29 wherein one of the first reverse and forward second direction requires a shorter processing time relateive relative to the other.
- 33. (Original) The method according to claim 32 wherein the clock signal is distributed independently to each processing element.
- 34. Canceled.

- 35. (Original) The method according to claim 33 wherein the delay between any two adjacent elements is approximately a same delay.
- 36. (Currently Amended) The method according to claim 33 wherein the delay plus the exact number of clock cycles a clock cycle is a longer period of time than the processing time in the direction of delay.
- (Currently Amended) The method according to claim 36 wherein the exact number of elock cycles the clock cycle minus the delay is a longer period of time than the processing time in the direction other than the direction of delay but a shorter period of time than the processing time in the direction of the delay.
- 38. (Original) The method according to claim 37 wherein the clock cycle is at least an average of the processing times in each direction.
- 39. (Currently Amended) The method according to claim 32 wherein the clock signal is gaged gated from a preceding processing element to a next processing element, each processing element having therein circuitry for causing a known delay in the clock signal.
- 40. (Original) The method according to claim 32 wherein the data is provided for encryption to the pipeline processor.
- 41. (Currently Amended) A method for processing data within a pipeline processor comprising the steps of:
 - (a) providing a clock signal in a first direction along a first portion of the pipeline processor having a number, n, plurality of processing elements such that the clock signal arrives at each individual processing element beyond the first processing element of the first portion delayed relative to the clock signal arriving at a preceding processing element of the same first portion;

- (b) providing a clock signal in a second substantially opposite direction along a second other portion of the pipeline processor having a same number, n, of processing elements as the first portion such that the clock signal arrives at each individual processing element beyond the first processing element of the second other portion delayed relative to the clock signal arriving at a preceding processing element of the same second other portion;
- (c) providing data to the first processing element of the first portion of the pipeline processor for processing therein;

wherein the delay to the last processing element of the first portion is an approximately same delay as the delay to the last processing element of the second portion, such that at center of the pipeline processor the two adjacent processing elements are in synchronization.

- 42. (Original) The method according to claim 41 wherein the data is provided for encryption by the pipeline processor.
- 43. Canceled.
- 44. (New) The pipeline processor of claim 1, wherein along the forward processing path more than one full clock cycle elapses between gating data into the processor element and gating the processed data from the processor element into the adjacent processor element.
- 45. (New) The pipeline processor of claim 1, wherein along the return processing path less than one full clock cycle elapses between gating data into the processor element and gating the processed data into the adjacent processor element.